Efficiency Optimization Of Silicon Photonic Links In 65-Nm Cmos And 28-Nm Fdsoi Technology Nodes